www.design-reuse-embedded.com
SEARCH IP   
    • Categories
    • RISC-V
    • Embedded Processing
    • 5G, 3GPP LTE IP
    • IoT IP
    • Artificial Intelligence IP
    • Automotive IP
    • Space and Avionics
    • Security IP
    • Audio & Video IP
    • Design Platforms
    • Monitoring and Verification
    • SoC Design Services
    • Find your best SoC design partner
Partner Videos D&R Events
    • IP-SoC Days 2024
    • IP-SoC Days 2023
    • IP-SoC Days 2022
    • IP-SoC Days 2021
    • IP-SoC Days 2020
    • IP-SoC 2023
    • IP-SoC 2022
    • IP-SoC 2021
    • IP-SoC 2020
NEWS
IP/SOC Grenoble

Santa Clara Event >>

January 26, 2017

Bangalore Event >>

April 5, 2017

Shanghai Event >>

September 14, 2017

Grenoble Event >>

December 6-7, 2017




Fine Body Biasing Island Strategy in FD-SOI
Rodrigo Iga,Research Engineer,TIMA Laboratory,France
Biography :
Rodrigo Iga is a research engineer at TIMA Laboratory/Grenoble INP, working mainly on low-power consumption circuits, combining asynchronous digital circuits with body-biasing techniques in FD-SOI, and also its physical implementation. He has contributed as lecturer at Phelma engineering school, in the "Digital Integrated Circuits Flow" course. In the past, he has worked for 8 years in several domains as information security, networking, information systems and programming.

back to the program
Design & Reuse

Partner with us

Contact Us
Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.